



SEMICONDUCTOR DEVICE AND PACKAGE THEREFOR

BACKGROUND OF THE INVENTIONField of The Invention

5 The present invention relates to a semiconductor device and a package therefor.

Description of The Related Art

In recent years, the type of power semiconductor devices is being changed from the bipolar type to the high input impedance
10 MOS type capable of miniaturizing drive circuits. Because problems that the physically workable dimension of a conventional MOS type semiconductor device is limited although its area efficiency can be increased if it adopts a small design rule, are being solved with the advance of working technique in recent
15 years. It can be said that the MOS type having characteristics of a smaller switching loss than the bipolar type in theory has been accepted since the allowable loss efficiency is a problem in high power elements for switching.

The characteristics of a semiconductor device mainly
20 depend on the design of its semiconductor chip. A MOS type high power semiconductor device is generally formed so that small elements are connected in parallel and current is perpendicularly extracted from the surface of a semiconductor chip to the reverse surface thereof (and vice versa). Therefore, it is important
25 to enhance the area efficiency of a large number of small elements which are arranged on the surface of the semiconductor chip and to uniformly actuate all of the small elements in a balanced manner.

Referring to FIGS. 7 through 9, an example of a conventional
30 MOS type semiconductor device will be described below. In the following figures the same reference numbers are given to the same portions and the descriptions thereof will be omitted.

FIG. 7 is a schematic sectional view of a semiconductor chip including a typical N-channel type power MOSFET having a maximum drain current of about 100 A and a maximum allowable loss of about 300 W.

The semiconductor chip 100 shown in FIG. 7 comprises an

N⁺-type semiconductor substrate 1, an N-type drain layer 3 formed on the N⁺-type semiconductor substrate 1, a P-type base layer 5 formed in the surface portion of the N-type drain layer 3 and an N-type source layer 7 formed in the surface portion of the 5 P-type base layer 5. The semiconductor chip 100 further comprises a trench type gate interconnection layer 13, AL (aluminum) electrodes 95 and 97 serving as external extraction electrodes and a drain electrode 19 which is formed on the reverse surface side of the N⁺-type semiconductor substrate 1.

10 In a typical method for fabricating the semiconductor chip 100 shown in FIG. 7, the N-type drain layer 3 is formed by the vapor phase epitaxy, and the P-type base layer 5 and the N-type source layer 7 are formed by the ion implantation method and thermal diffusion method. The gate interconnection layer 15 13 is formed by forming a gate oxide film 11 in the inner surface of a trench-shaped groove 9 which is formed so as to pass through the N-type source layer 7 and P-type base layer 5 and then by depositing polysilicon so as to be filled in the gate oxide film 11. The AL electrode 95 is formed in a gate region on the surface 20 of the semiconductor chip 100 and the AL electrode 97 is formed in a source region thereon. The drain electrode 19 is formed of a metal layer of Ni or the like on the reverse surface of the N⁺-type semiconductor substrate 1 via a barrier metal 18.

When a potential is applied to the gate electrode 95, 25 a portion of the P-type base layer 5 contacting the gate oxide film 11 is inverted to be N to form a channel for potentially connecting the N-type source layer 7 to the N-type drain layer 3, so that the P-type base layer 5 functions as a transistor. A large number of such small elements, i.e. cells, are continuously 30 arranged and the trench grooves 9 are scaled down as small as possible to be arranged in the form of a mesh. The density of cells realized at present is about thirty millions per square inch and the development of further scaled-down products proceeds.

35 FIG. 8 is a plan view showing the arrangement of the source electrode and the gate electrode on the surface of the semiconductor chip 100 shown in FIG. 7. The gate portion of

an integrated cell is connected to the gate electrode 95 via the gate interconnection layer 13. As shown in this figure, the source electrode 97 is arranged on the surface of the chip so as to have an area as large as possible in view of current 5 characteristics.

Thus, the semiconductor chip 100 uses the trench type gate electrode to scale down the elements to reduce the on resistance.

FIG. 9A is a side view showing an example of a conventional 10 package for semiconductor device wherein the semiconductor device chip 100 shown in FIG. 7 is incorporated, and FIG. 9B is a perspective view of the package for semiconductor device shown in FIG. 9. A frame radiating portion 51a of a frame 51 is fixed to the drain electrode on the reverse surface of the 15 semiconductor chip 100 with a solder or conductive resin to serve as a drain terminal. On the other hand, the gate electrode 95 and the source electrode 97 on the top face of the semiconductor chip 100 are extended to external lead terminals 53 and 54 via wires 103 and 104 of Al or Au (gold), respectively. With respect 20 to the semiconductor chip 100, the frame radiating portion 51a, wires 103 and 104, and all of connecting portions of external lead terminals 53 and 54 to the respective wires are covered with a sealing resin 56, and thereafter, processes for bending the frame 51 and the lead terminals 53 and 54, cutting the 25 connecting portions thereof and so forth are carried out to form each of semiconductor devices.

As described above, with the advance of semiconductor working technique in recent years, the area efficiency of the semiconductor chip shown in FIG. 7 is also improved, so that 30 a chip having a relatively small size can deal with a large current. Therefore, the semiconductor chip can be mounted in a small package.

However, the miniaturized package can take a sufficient 35 connecting area to the external lead terminals. As a result, it is revealed that there is a problem in that the number of connecting wires is restricted. In addition, even if the current capacity is satisfied by increasing the number of wires, only

a part of the source electrode is connected by the large number of wires, so that it is revealed that there is a problem in that the horizontal resistance of the source electrode itself is high. That is, it can be said that there is still room for improvement 5 in characteristics.

As present solutions, the thickness of the AL electrode is changed from the conventional thickness of 2 to 3 μm to, e.g. about 10 μm , and the cross-sectional area in lateral directions is increased to decrease the resistance value, or 10 the number of connecting wires is increased. However, as a semiconductor device product, there is a problem in that all methods increase material costs to bring about an increase in costs.

If the source electrode is formed of a plating metal of, 15 e.g., Ni or Cu, by the wet plating method capable of relatively inexpensively forming the electrode, the source electrode can be soldered on a connecting plate 55 of, e.g., a Cu material having a large current capacity, like a package 300 for semiconductor device shown in FIG. 10, and the large area of 20 the source electrode can be connected to the external lead terminals 53 and 54 via the connecting plate 55, so that it is expected that the current loss due to assembly structure can be reduced.

However, if the plating metal of Ni or Cu is formed directly 25 on Si (silicon), there is the possibility that peeling phenomenon occurs on the interface, i.e., between Si and the plating metal, since the coefficient of thermal expansion of Si is different from the coefficient of thermal expansion of the heavy metal, such as Ni or Cu. In addition, as the influence of such an electrode 30 of a plating metal arranged so as to contact Si, there are some cases where the distortion of Si crystal changes the characteristics of a semiconductor device and increases the leak current of a PN junction, for example. It is considered that one of causes thereof is the difference between coefficients 35 of linear expansion (α) which are physical properties of Si and the metal (Ni: $\alpha = 13.4$, Cu: $\alpha = 16.5$, with respect to Si: $\alpha = 2.6 \times 10^{-6}$ /at 20°C). In order to eliminate the influence

due to the difference in coefficient of linear expansion (α), a metal layer of W (tungsten: $\alpha = 4.5$) or Mo (molybdenum: $\alpha = 4$), which are metals having α close to that of Si ($\alpha = 2.6 \times 10^{-6}$ /at 20°C), is generally provided as a barrier metal via 5 an alloy layer of the metal and Si. Also in this case, there is a problem in that the process is complicated to bring about an increase in costs.

BRIEF SUMMARY OF THE INVENTION

10 According to a first aspect of the present invention, there is provided a semiconductor device comprising: a semiconductor circuit which is formed inside of the semiconductor device; and an electrode structure which is formed on a first surface of the semiconductor device, the electrode structure 15 including a first electrode layer and a metal plating layer which is formed on the first electrode layer, the first electrode layer being formed of a first metal and connected to the semiconductor circuit, the metal plating layer being formed of a second metal, and the second metal being capable of being soldered onto an 20 extraction electrode outside of the semiconductor device.

According to a second aspect of the present invention, there is provided a package for semiconductor device comprising: a semiconductor device including a semiconductor circuit and an electrode structure, the semiconductor circuit being formed 25 inside of the semiconductor device, the electrode structure being formed on a first surface of the semiconductor device and having a first electrode layer and a metal plating layer which is formed on the first electrode layer, the first electrode layer being formed of a first metal and connected to the semiconductor circuit, the metal plating layer being formed of a second metal, the second metal being capable of being soldered onto an extraction electrode 30 outside of the semiconductor device; a supporting substrate which supports thereon the semiconductor device; a lead terminal which is formed of a third metal and connected to the first electrode layer; and a metal plate which is formed of a fourth metal to 35 serve as the extraction electrode and which connects the lead terminal to the first electrode layer via the metal plating layer.

According to a third aspect of the present invention, there is provided a package for semiconductor device comprising: a MOS type high power semiconductor device including a semiconductor circuit and an electrode structure, the 5 semiconductor circuit being formed inside of the semiconductor device, the electrode structure being formed on a first surface of the semiconductor device and having a first electrode layer, a metal plating layer and a second electrode layer, the first electrode layer being formed of a first metal and connected to 10 the semiconductor circuit, the metal plating layer being formed of a second metal on the first electrode layer, the second electrode layer being formed of a third metal on a second surface which is the opposite surface to the first surface, the second metal being capable of being soldered onto an extraction electrode 15 outside of the semiconductor device, the first electrode layer and the metal plating layer forming at least one electrode of gate and source electrodes, and the second electrode layer forming a drain electrode; a frame plate which is formed of a fourth metal, supports the semiconductor device on the second surface 20 and is connected to the second electrode layer; a lead terminal which is formed of a fifth metal and is connected to the first electrode layer; and a metal plate which is formed of a sixth metal to serve as the extraction electrode and which connects the lead terminal to the first electrode layer via the metal 25 plating layer.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIG. 1 is a schematic sectional view showing a 30 semiconductor chip which is an embodiment of a semiconductor device according to the present invention;

FIG. 2 is a graph showing the on resistance of the semiconductor chip shown in FIG. 1 in comparison with the prior art;

35 FIG. 3A is a side view showing an embodiment of a package for semiconductor device according to the present invention;

FIG. 3B is a perspective view of the package for

semiconductor device shown in FIG. 3A;

FIG. 4 is a plan view of a conventional semiconductor chip for explaining the effects of the present invention;

5 FIG. 5 is a graph showing the values of resistance of an Au wire which is connected to the semiconductor chip shown in FIG. 4;

FIG. 6 is a graph showing the values of resistance of an Al interconnection on the surface of the semiconductor chip shown in FIG. 4;

10 FIG. 7 is a schematic sectional view of an example of a semiconductor chip including a conventional N-channel type power MOSFET;

FIG. 8 is a plan view showing the arrangement of source and gate electrodes on the surface of the chip shown in FIG.

15 7;

FIG. 9A is a side view showing an example of a conventional package for semiconductor device, in which the semiconductor device chip shown in FIG. 7 is incorporated;

20 FIG. 9B is a perspective view of the package for semiconductor device shown in FIG. 9A;

FIG. 10A is a side view showing another example of a conventional package for semiconductor device; and

FIG. 10B is a perspective view of the package for semiconductor device shown in FIG. 10A.

25

DETAILED DESCRIPTION OF THE INVENTION

Referring now to the accompanying drawings, some embodiments of the present invention will be described below.

(1) Embodiment of Semiconductor Device

30 FIG. 1 is a schematic sectional view showing a semiconductor chip which is an embodiment of a semiconductor device according to the present invention. As can be clearly seen from the comparison with FIG. 7, the features of the semiconductor chip 10 shown in FIG. 1 are that AL layers 15 and

35 17 are formed so as to have a thickness of about 4 μm which is larger than 0.5 μm , and that metal plating layers 35 and 37 are formed on the AL layers 15 and 17, respectively, the AL

layer 15 and the metal plating layer 35 constituting a gate electrode, and the AL layer 17 and the metal plating layer 37 constituting a source electrode. Other constructions of the semiconductor chip 10 are substantially the same as those of 5 the semiconductor chip shown in FIG. 7.

In this embodiment, the metal plating layers 35 and 37 are formed by the plating processing of a metal, such as Ni (nickel) or Cu (copper), which is capable of being soldered. This plating processing is carried out by the electroless plating. Therefore, 10 in a process for fabricating a semiconductor device, the processing can be carried out in a wafer state, and the metal plating layers 35 and 37 can be formed only on the surface of the AL electrode of a metal. Thus, according to this embodiment, the gate and source electrodes include the AL layers 15 and 17 15 of the same material as that of conventional AL layers, so that the softness (hardness) of AL prevents peeling from occurring on the interface to Si. In addition, the gate and source electrodes include the metal plating layers, which are formed of the metal capable of being soldered, as intermediary metals 20 between the AL layers 15, 17 and external electrodes, so that a semiconductor device comprising an electrode structure having a low electrode resistance can be provided by a simple fabricating method.

FIG. 2 is a graph showing the on resistance of the 25 semiconductor chip 10 in comparison with that in the prior art by simulation. In this figure, A denotes the on resistance of the semiconductor chip 10 shown in FIG. 1. In addition, B denotes the on resistance when the thickness of the AL layers 15 and 17 of the semiconductor chip 10 is about 0.5 μm . Moreover, C 30 denotes on resistance of a planar type MOSFET which includes an AL layer having a thickness of about 4 μm similar to the semiconductor chip 10 and which has no trench. Comparing A with B, it can be seen that the on resistance greatly decreases from about 15 m Ω to about 6 m Ω by increasing the thickness of the AL 35 layers 15 and 17 from 0.5 μm to about 4 μm . Comparing A with C, it can be seen that even if the thickness of the AL layer is the same, the semiconductor device can be further scaled down

by providing the trench, so that the on resistance greatly decreases.

In addition, since the metal plating layers 35 and 37 are formed by a plating process, a PI (polyimide) layer 21 serving 5 as a protective film can be used as a mask for plating. That is, by carrying out a plating processing after partially masking the surface of the AL layer with the PI layer 21, the metal plating layers 35 and 37 can be selectively formed only on the AL layer in a region other than a region which is covered with the PI 10 layer. In a typical mask etching for Ni or Cu, it is required to carry out etching with a strong acid, so that a difficult processing, such as control of an etching rate, is often carried out. In this embodiment, the metal plating layers 35 and 37 can be formed by a very simple process by using the PI layer 15 as a mask. As a result, it is possible to inexpensively fabricate a semiconductor device having a low electrode resistance.

The wet plating method, a so-called electroless plating method, maybe, e.g., a substitutional plating method or a chemical reducing plating method. The substitutional plating method is 20 a method utilizing the difference in electrochemical order, i.e., a potential difference between different kinds of metals in a solution. The chemical reducing plating method is a method utilizing an example capable of carrying out a Cu (copper) plating on Fe (iron) in a copper sulfate solution, and an activation 25 energy of a metal ion reduction due to force of a reducing agent, e.g., sodium hypophosphite. In general, Al_2O_3 (alumina) is formed on the surface of aluminum metal in the atmosphere due to its characteristics. Therefore, in this embodiment, in order to prevent the metal plating layer from being simply peeled off, 30 the plating processing on the AL layers 15 and 17 is carried out after removing Al_2O_3 by a pretreatment. This pretreatment is preferably a so-called zincate treatment. This is a treatment for forming a thin Zn (zinc) layer on the surface of the AL layers 15 and 17 by the substitutional plating in order to form a strong 35 plating bonding layer.

(2) Embodiment of Package for Semiconductor Device

An embodiment of a package for semiconductor device

according to the present invention is shown in FIGS. 3A and 3B. FIG. 3A is a side view showing a package 20 for semiconductor device in this embodiment, and FIG. 3B is its perspective view.

The above described semiconductor chip 10 is built into the package 20 for semiconductor device. As shown in FIG. 3B, the package 20 for semiconductor device comprises a connecting plate 55 for connecting an external lead terminal 53 to the source electrode 17 (see FIG. 1). The connecting plate 55 is formed by punching and cutting a Cu plate. As described above, the metal plating layer 37 (see FIG. 1) is formed on the surface of the source electrode 17 of the semiconductor chip 10, so that the connecting plate 55 is fixed to the metal plating layer 37 with a soldering or conductive resin. Therefore, the source electrode 17 of the semiconductor chip 10 is connected to the external lead terminal 53 via the metal plating layer 37 and connecting plate 55. In addition, the metal plating layer 35 (see FIG. 1) is formed on the surface of the gate electrode 15 of the semiconductor chip 10, so that the gate electrode 15 is connected to an external lead terminal 54 via the metal plating layer 35 and a gate wire 104. Other constructions of the package 20 for semiconductor device are substantially the same as those of the package 300 for semiconductor device shown in FIG. 10.

Thus, according to this embodiment, the above described semiconductor device according to the present invention is built into the package, the connecting plate of Cu or the like can be used for connecting the lead terminal of the package to the source electrode of the chip independent of a wire of Al or Au. Thus, it is possible to connect the whole surface of the source electrode to the external lead, so that it is possible to greatly reduce the electrode resistance.

The chip on resistance of the package 20 for semiconductor device in this embodiment and the chip on resistance of the conventional package 200 for semiconductor device shown in FIG. 9 were calculated by simulation. As a result, the chip on resistance of the package 200 for semiconductor device was 8.3 mΩ on average, whereas the chip on resistance of the package 20 for semiconductor device was 6.0 mΩ on average. It can be

seen from this that the chip on resistance was improved by 2.3 mΩ in this embodiment. This improvement of the value of resistance results from the above described electrode structure of the semiconductor device. Referring to FIGS. 4 through 7, 5 this point will be described below.

FIG. 4 is a plan view showing a principal part of the package 200 for semiconductor device shown in FIG. 9. Each of eleven connecting wires 103 arranged in the package 200 for semiconductor device in parallel is a gold wire having 60 μ 10 mφ and a length of 2 mm, and has a value of resistance of 11.5 mΩ. Therefore, as shown in the graph of FIG. 5, the value of resistance RAu wire_{A11} of the whole wire 103 is as follows.

$$RAu\ wire_{A11} = 1.05\ m\Omega \quad \cdots (1)$$

15

Then, the value of resistance of the AL wiring of the package 200 for semiconductor device is calculated. As shown in FIG. 4, the size of the semiconductor chip 100 has a width of 3.79 mm and a length of 2.65, and the size of the AL electrodes 20 15 and 17 has a width of 3.79 mm and a length of 2.05 as a whole. Its thickness is 4 μm. Assuming that the specific resistance of AL is ρ_{AL} = 2.65E-6 (crystal AL), the whole value of resistance R_{AL} of the AL electrodes 15 and 17 in longitudinal directions is R_{AL} = 1.748 x 2.05 (mm) = 3.58 (mΩ)

25

The distance between the wire connecting position and the center of the end portion of the source electrode 17 in an actual chip is about 0.73 mm. Therefore, also as shown in FIG. 6, the average value of resistance R_{AL_{AV}} of the source electrode 17 in lateral directions is as follows.

30

$$R_{AL_{AV}} = 1.748 \times 0.73\ (mm) = 1.28\ (m\Omega) \quad \cdots (2)$$

Therefore, from expressions (1) and (2), the sum of the Au wire resistance and the AL electrode resistance is RAu wire_{A11} 35 + R_{AL_{AV}} = 1.05 mΩ + 1.28 mΩ = 2.33 mΩ, so that it is substantially coincident with the above described improvement value of the chip on resistance. This value occupies about 28 % of the average

chip on resistance $8.3\text{ m}\Omega$ of the package 200 for semiconductor device. This indicates that the value of chip on resistance is improved by 28 % in this embodiment.

While the embodiments of the present invention have been described, the present invention should not be limited to the above described embodiments, but the invention can be embodied in various ways without departing from its scope and spirit. For example, in the package for semiconductor device in the above described embodiment, in the respective connections of the 10 external lead terminals to the gate and source electrodes, the AL layer (source electrode) 17 is connected to the external lead terminal 53 via the connecting plate 55. On the other hand, the AL layer (gate electrode) 15 is connected to the external lead 54 via the wire 104 since the current capacity of the gate electrode is small. However, the gate electrode 15 may be connected to the external lead 54 via, e.g., a stripe-shaped 15 connecting plate, in place of the wire 104. In this case, since the contact area increases, the electrode resistance can be further reduced.